University of Pennsylvania
ESE370:Circuit-Level Modelling, Design and Optimization for Digital Systems
|This project was an open ended design problem where we had to design a synchronous FIFO that can both enqueue and dequeue an item on each cycle. Our target technology was the High Performance 22nm process.
Read More here